

Design methodology and environment for dynamically RECONFigurable FPGAs

Project Goals

- Research dynamically re-configurable FPGAs to allow implementation of adaptive system architectures by
 - Defining an adapted design methodology
 - Developing the required design environment
- Demonstrate full benefits of dynamically reconfigurable FPGAs.
- Validate methodology and tools through industrial experiments
- Demonstrate new opportunities for large and small companies
- Discuss technical advantages
 - Easy applications upgrade,
 - Low power consumption,

This work was supported by the European Commission under project no. FP5-IST-2001-34016. © 2005 UTIA/CAS.

Re-use

Results

- Design methodology and design guidelines with practical examples for Atmel AT40K/AT94K and Xilinx Spartan2/VirtexII (UTIA,UPC, MBDA, Atmel, Kayser)
- New front-end tools (UPC)
 - > Dynamic Re-configuration Management Tool System Level
 - Data Management Tool
- New back-end tools (Atmel)
 - Modular Place & Route Tool
 - FPGA Re-configuration Tool
- Complete validation over four different and complementary issues with applications from different domains
 - States Machine, Control
 - Complex algorithms & real time
 - Data management, test & debug

Project duration: 1.3.2002 - 31.12.2004

Power & price issues

Space(Kayser)Video(Deltatec)Aeronautic(MBDA)DSP Audio(UTIA)

