

# **Application Note**



#### Support for TE0802-02-1BEV2-A board with Vitis AI 3.0 DPU and VGA display

#### Lukáš Kohout, Jiří Kadlec, Zdeněk Pohl, kohoutl@utia.cas.cz, kadlec@utia.cas.cz, zdenek.pohl@utia.cas.cz,

#### **Revision history**

Rev.	Date	Author	Description
00	14.12.2023	L.K	Initial HW design with X11 on VGA display
01	27.12.2023	J.K	Extensible platform with test_vadd example, AI 3.0 support for AMD DPU in B512 configuration, X11 on VGA display.
02	11.1.2024	J.K	Setup of reserved CMA area to 256 MB. Defined new fixed size and position of simple frame buffer in the user device tree. VGA IP with support of different configurations of colour R,G and B 8 bit data in the 32 bit pixel representation. Support for display output with colour content represented as levels of gray. Description of setting up of Vitis embedded Linux project test_board_vga serving for compilation of the utility vga.elf
03	15.1.2024	J.K	Includes examples of video streams with input generated as test pattern or from USB video camera and output to VGA X11 desktop on local VGA display and to the remote X11 desktop. Introduction explains how this application note fits into the EECONE project WP4 task 4.3 (second life of electronics due to modular design) and to T4.4 (extension of life due to methodology of support used custom platform for the in-time- evolving design tools and PetaLinux versions).
06	12.2.2025		Renamed DPU
07	16.2.2025		Updated references

#### Contents

1	Introduction	1
	1.1 Low cost systems used by UTIA in EECONE T4.3 and T4.4	2
	1.2 Module based systems used by UTIA in EECONE T4.3 and T4.4	3
	1.3 Objective of This Application Note and Evaluation Package	4
2	Prepare Reference Design for Extensible Custom Platform with VGA display output	5
	2.1 Reference HW for TE0802-02-1BEV2-A evaluation board	5
	2.2 VGA display.	6
	2.3 HW support for Vitis Extensible Design Flow.	. 6
	2.4 Copy Created Custom First Stage Boot Loader	7
3	Building Petalinux for Extensible Design Flow with Vitis AL3.0 Support and VGA	7
Ŭ	3.1 Vitis AI 3.0 support	7
	3.2 Building Petalinux for Extensible Platform for Vitis with VGA display support	8
	3.3 Modify Device Tree to support output to the VGA display	11
	3.4 Build Petalinux	13
	3.5 Build Sysroot Package	13
	3.6 Generation of Extensible Platform for Vitis with VGA display	14
	3.7 Generate System from System Package	14
	3.8 Generate Extensible Platform with VGA Display	15
Δ	Platform Lisage	16
-	4.1 Read Platform Info	16
	4.2 Create and Compile Vector Addition Example	17
	4.2 Create and Compile Vector Addition Example	18
	4.5 Null Complete test_vadu Example Application from COD Ferminal	10
	4.4 Enable RDD, Mouse, VGA Video Display with QCO Support	22
	4.5 Display of Siligle Flame Durier	22.
	4.0 User Control of ATT GOT	.24
	4.7 Multiple XTT Windows	.25
	4.0 Vitis project test board vas (optional)	.20
5	Vitis AL3 0 DPLIC7DX8C V/AL v3 0 Installation	.21
5	5.1 Croate and Ruild Vitic AL2.0 DRU Decign	29
	5.1 Greate and Build Vitis AI 5.0 DF0 Design	20
	5.2 Add DFO Floject template to the Vitis Extensible Flow with DPU	20
	5.5 Configure Connection of DDLL Kernel	.30
	5.4 Configure Confidential DFO Refiler	.31 20
c	Displace SD cord for TE0202 with toot down trd DDL and VCA	.00
0	Frepare SD card for TE0602 with test_dpu_trd DPU and VGA	.00 .00
	6.2 Desize EVT4 Dertition	.00
	0.2 Resize EX14 Palilluli	.30
	6.3 Test the Integrated DPUCZDX86_ISA1_B512	.39
	6.4 VGA Display with Touch Screen	.40
	6.5 Used Programmable Logic Resources	.41
	6.6 Remote Monitoring and Configuration Support.	.41
	6.0 Demote Control from Ubuntu X11 Desktop.	.42
	0.0 Remote Control in X-session-manager on Ubuntu X11 Desktop	.43
	6.9 Display Lest Pattern and Lest USB Camera	.44
_	b. TU VITIS AT 3.0 TEU802-02-TBEV2-A board, TEG Device, DPU (B0512)	.4/
1	Keterences	.48



ŪTIA

### Acknowledgement

The EECONE project is supported by the Chips Joint Undertaking and its members, including the top-up funding by National Funding Authorities from involved countries under grant agreement no. 101112065.

https://zs.utia.cas.cz/index.php?ids=projects/eecone

https://eecone.com/eecone/home/



iii

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

# 1 Introduction

EECONE project <u>https://eecone.com/eecone/home/</u> work package 4, task 4.3 is investigating measures to support second life of electronics due to modular design.

Work package 4 task 4.4 is investigating measures to support extension of life of electronics due to methodology of support used custom platform to adapt for the in-time-evolving design tools and embedded Linux PetaLinux operating system.

UTIA AV CR, v.v.i. (Institute of Information Theory and Automation of the Czech Academy of Sciences, in short UTIA) is not-for profit research institute located in Prague, Czech Republic. UTIA is involved as partner in both tasks, T4.3 and T4.4.

Both EECONE task require specification of comparable reference systems which are based on modular HW with potential for "second life" by reuse of modules or use cost optimized PCB HW without modularity.

Systems (with HW modularity or low cost single PCB) should be capable to perform similar challenging tasks. Systems have to be capable to accelerate in HW AI inference algorithms with video camera input for edge application like person detection, face detection, car-make or car-type detection and graphical output to local display or to the remote PC connected by wired Ethernet in a local network.

Systems should also support remote monitoring and control from remote PC connected by wired Ethernet in a local network.

The investigated measures and methodologies to support "second life" of electronic modules (T4.3) and measures to support extension of life of electronics (T4.4) due to methodology of support used custom platform to adapt for the in-time-evolving design tools and embedded Linux PetaLinux operating system. We target developers designing the final commercial, Al inference based edge applications, mainly in the area of home automation.

Based on these requirements UTIA have selected two types of systems:

- Low cost systems
- Modul based systems

Both compared types of systems use STMicroelectronic STM32H573I-DK board for:

- local system control on small graphical touch screen display
- remote system control from www browser based on www-server or secure communication based on mqtt client. Board is supported by STMicroelectronic CubeMX SW framework and also by NetXDuo SW framework on top of ThreadX OS and FileX SW package.

The MCU used on STM32H573I-DK board is a 40nm chip with 32 bit ARM M33 MCU operating with 250 MHz clock, 2 MBytes of program flash memory and 640 KBytes of RAM.

Compared systems use 16nm AMD ZynqUltrascale+ device with 64 bit ARM A53 Microprocessor and programmable logic in the same device and Petalinux OS.

- Low cost systems have an AMD ZynqUltrascale+ device and DDR4 with all peripheral interfaces soldered on a single, low cost PCB
- Modul based systems have an AMD ZynqUltrascale+ device and DDR4 soldered on an 4x5 cm module connected by connectors to a carrier board with all peripheral interfaces



1/48



# 1.1 Low cost systems used by UTIA in EECONE T4.3 and T4.4

1-0	STM32H573I-DK	https://www.st.com/en/evaluation- tools/stm32h573i-dk.html	Local or remote system control (www-server or secure mqtt client) for 1-1,1-2
1-1	TE0802-02-1BEV2-A	https://shop.trenz- electronic.de/en/TE0802-02- 1BEV2-A-MPSoC-Development- Board-with-AMD-Zynq-UltraScale- ZU1EG-and-1-GB-LPDDR4?c=474	AMD Vitis AI 3.0 AMD DPU in PL USB camera HD VGA display or remote X11 desktop
1-2	TE0802-02-2AEV2-A	MPSoC Development Board mit AMD Zyng™ UltraScale+™ ZU2 und 1 GB LPDDR4   Trenz Electronic GmbH Online Shop (EN) (trenz-electronic.de)	AMD Vitis AI 3.0 AMD DPU in PL USB camera HD VGA display or remote X11 desktop





2/48

https://sp.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

# 1.2 Module based systems used by UTIA in EECONE T4.3 and T4.4

2-0	STM32H573I-DK	https://www.st.com/en/evaluation-	Local or remote
		tools/stm32h573i-dk.html	system control
			(www-server or
			secure matt client)
			for 2-1, 2-2
	TE0701-06	https://shop.trenz-	Carrier Board for
	Carrier Board for Trenz	electronic.de/en/TE0701-06-	range of 4x5 cm
	Electronic 4 x 5 Modules	Carrier-Board-for-Trenz-Electronic-	modules 2-1, 2-2.
	TE0821 or TE0820	4-x-5-Modules?c=261	
2-1	TE0821 Module:	https://shop.trenz-	AMD Vitis AI 3.0
		electronic.de/en/Products/Trenz-	AMD DPU in PL
	17 module types	Electronic/TE08XX-Zynq-	USB camera
	(to be supported)	UltraScale/TE0821-Zyng-	FULL HD HDMI
		<u>UltraScale/</u>	display or remote
			X11 desktop
2-2	TE0820 Module:	https://shop.trenz-	AMD Vitis AI 3.0
		electronic.de/en/Products/Trenz-	AMD DPU in PL
	100 module types	Electronic/TE08XX-Zynq-	USB camera
	(to be supported)	UltraScale/TE0821-Zyng-	FULL HD HDMI
		UltraScale/	display or remote
			X11 desktop





3/48

https://sp.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.  $\ensuremath{\mathbb{C}}$  2024 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

This application note and the accompanying evaluation package describe system **1-1.** It is available for free public download from UTIA server dedicated to UTIA contributions to EECONE project:

https://zs.utia.cas.cz/index.php?ids=projects/eecone

This application note and the accompanying evaluation package describe system **1-1** will be also available for free public download as wiki tutorial from Trenz-Electronic wiki server: <u>https://wiki.trenz-</u>

electronic.de/display/PD/Vitis+AI+and+Vitis+Acceleration+Tutorials+with+Trenz+Electronic+ Modules

#### 1.3 Objective of This Application Note and Evaluation Package

This application note and the accompanying evaluation package describe system 1-1.

This application note describes how to design custom HW platform with AMD DPU for Vitis 2022.2 AI 3.0 inference in configuration B512 and also with RGB video output to VGA display for Trenz Electronic evaluation board TE0802-02-1BEV2-A with AMD ZU1EG device.

This application note [1] is using AMD Vitis 2022.2 and PetaLinux 2022 tools installed on Ubuntu 20.04. The described configuration integrated AMD DPU IP, version v4.1.0, with architecture DPUCZDX8G\_ISA1\_B512.

Described board configuration can operate as small standalone computer with 1 Gb Ethernet connectivity, keyboard, mouse and simplified AMD X11 graphical desktop on VGA RGB444 display with fixed HD resolution 1280x720p60.

Support package for this application note will be available for public download from [1].

The TE0802-02-1BEV2-A is MPSoC Development Board with AMD Zynq<sup>™</sup> UltraScale+<sup>™</sup> ZU1EG and 1 GB LPDDR4. See [2].

The installed DPU in B512 configuration requires recompilation of Vitis AI 3.0 examples and inference models in the Vitis AI framework. This compilation process will be described in separate application note [3].

Tutorial for Vitis 2021.2.1 and Vitis AI 2.0 with AMD DPU in B800 configuration and without VGA display for Trenz-Electronic evaluation board TE0802-02-1BEV2-A can be downloaded from [4]. The described platform can use DisplayPort video output of Arm A53 processors in PS part of the device. However, not all DisplayPort monitors synchronize correctly with the board.

The VGA display output described here in [1], [3] is in comparison to [4] more robust and works with all VGA RGB 1280x720p60 compatible displays.

Important Note:

The Vitis 2021.2.1 framework with AI 2.0 DPU in B800 configuration and the corresponding precompiled AI 2.0 inference models used in [4] are different from the framework described in this application note [1]. Platform described in this application note [1] requires AI 3.0 DPU and the Inference model compilation described in application note [3].



4/48

https://sp.utia.cas.cz



Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

# 2 Prepare Reference Design for Extensible Custom Platform with VGA display output

In Ubuntu terminal, source paths to Vitis and Vivado tools by

\$ source /tools/Xilinx/Vitis/2022.2/settings64.sh

Download archive

https://shop.trenzelectronic.de/trenzdownloads/Trenz\_Electronic/Development\_Boards/TE0802/Reference\_De sign/2022.2/test\_board/TE0802-test\_board-vivado\_2022.2-build\_2\_20230628100458.zip

with pre-build files from

https://shop.trenz-electronic.de/en/TE0802-02-1BEV2-A-MPSoC-Development-Board-with-AMD-Zynq-UltraScale-ZU1EG-and-1-GB-LPDDR4?path=Trenz\_Electronic/Development\_Boards/TE0802/Reference\_Design/2022.2/te st\_board

to .zip archive

~/Downloads/TE0802-test\_board-vivado\_2022.2-build\_2\_20230628100458.zip

This Trenz Electronic archive contains bring-up scripts and pre-build files for creation of PetaLinux for several variants of TE0802 evaluation board.

This application note targets the TE0802-02-1BEV2-A evaluation board (with ZU01-EG device) and this is variant no 04.

Therefore unzip the archive file to the directory ~/work/te0802\_04\_240\_vga/test\_board

#### 2.1 Reference HW for TE0802-02-1BEV2-A evaluation board

In Ubuntu terminal, change directory to the test\_board directory:

\$ cd ~/work/te0802\_04\_240\_vga/test\_board

Copy VGA IP core from evaluation package archive accompanying this application note and published in [1]:

ip\_lib/vga\_out\_1\_0

into directory

~/work/te0802\_04\_240\_vga/test\_board/ip\_lib

Setup the StarterKit directory files for a Linux host machine.

In Ubuntu terminal, execute:

\$ chmod ugo+rwx ./console/base\_sh/\*.sh

\$ chmod ugo+rwx ./\_create\_linux\_setup.sh

signal processing

5/48

ŪTIA

© 2024 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

\$ ./\_create\_linux\_setup.sh

Select option (0) to open Selection Guide and press Enter.

Select variant 4 from the selection guide, press Enter and agree selection.

Create Vivado 2022.2 Project with option 1 and press Enter.

Vivado 2022.2 project will be generated for the selected variant.

The Vivado tool will be opened and Trenz Electronic HW project for the TE0802 test\_board HW Design, will be generated.

In Vivado 2022.2 window Sources, click on zusys\_wrapper and next on zusys.bd to open the HW diagram in the IP integrator.

### 2.2 VGA display.

Copy script vivado/te0802-VGA-2022-2.tcl

from evaluation package archive accompanying this application note and published in [1] into directory

~/work/te0802\_04\_240\_vga/test\_board/vivado

In Vivado 2022.2 console, source:

source te0802-VGA-2022-2.tcl

Modified HW diagram includes HW IPs serving for VGA output, now.

#### 2.3 HW support for Vitis Extensible Design Flow

#### Copy script

vivado/fast\_track\_v2.tcl

from evaluation package archive accompanying this application note and published in [1] into directory

~/work/te0802\_04\_240\_vga/test\_board/vivado

In Vivado 2022.2 console, source

source fast\_track\_v2.tcl

Created HW diagram includes VGA related extension of HW and also HW needed for the Vitis 2022.2 extensible design flow.

Validate block design.

Compile HW by

TE::hw\_build\_design -export\_prebuilt

Compile the custom, Trenz Electronic first stage boot loader by command

TE::sw\_run\_vitis -all

signal processing

https://sp.utia.cas.cz

```
6/48
```

ŪTIA

Vitis is started.

Close Welcome page and compile

Close Vitis.

Close Vivado

Close Ubuntu terminal.

# 2.4 Copy Created Custom First Stage Boot Loader

Up to now, test\_board directory has been used for the development.

~/work/te0802\_04\_240\_vga/test\_board

Create two new folders:

~/work/te0802\_04\_240\_vga/test\_board\_pfm/pfm/boot

~/work/te0802\_04\_240\_vga/test\_board\_pfm/pfm/sd\_dir

Copy the custom first stage boot loader executable file created in section 2.3 from

~/work/te0802\_04\_240\_vga/test\_board/prebuilt/software/1eg\_s1gb/fsbl.elf

to

~/work/te0802\_04\_240\_vga/test\_board\_pfm/pfm/boot/fsbl.elf

# 3 Building Petalinux for Extensible Design Flow with Vitis AI 3.0 Support and VGA

# 3.1 Vitis AI 3.0 support

Download the Vitis-AI 3.0 repository. In browser, open page:

https://github.com/Xilinx/Vitis-Al/tree/3.0

Click on green Code button and download Vitis-AI-3.0.zip file. Unzip Vitis-AI-3.0.zip file to directory ~/Downloads/Vitis-AI

```
Copy
~/Downloads/Vitis-AI
to
~/work/Vitis-AI-3.0
```

The directory

~/work/Vitis-AI-3.0

contains the Vitis-AI 3.0 framework, now.

To install the Vitis-AI 3.0 version of shared libraries into rootfs (when generating system image by PetaLinux) we have to copy recepies recipes-vitis-ai to the Petalinux project.



Copy

```
~/work/Vitis-AI-3.0/src/vai_petalinux_recepies/recipes-vitis-ai
to
```

```
~/work/te0802_04_240_vga/test_board/os/petalinux/project-spec/meta-user/
```

Delete file:

```
~/work/te0802_04_240_vga/test_board/os/petalinux/project-spec/meta-
user/recipes-vitis-ai/vart/vart_3.0_vivado.bb
and keep only the unmodified file:
    ~/work/te0802_04_240_vga/test_board/os/petalinux/project-spec/meta-
user/recipes-vitis-ai/vart/vart_3.0.bb
```

File vart\_3.0.bb will create vart libraries for Vitis design flow with dependency on the AMD xrt software framework.

# 3.2 Building Petalinux for Extensible Platform for Vitis with VGA display support

Open Ubuntu terminal in the directory

~/work/te0802\_04\_240\_vga/test\_board/os/petalinux

In Ubuntu terminal, source paths to Vitis and Vivado tools and to Petalinux by:

\$ source /tools/Xilinx/Vitis/2022.2/settings64.sh

\$ source /tools/Xilinx/PetaLinux/2022.2/tool/settings.sh

In Ubuntu terminal type

petalinux-config --get-hw-description=../../vivado

Set Petalinux to use EXT4 disk partition on SD card for the file system. Change INITRD to EXT4:

```
Image Packaging Configuration -->
Root filesystem type (INITRD) -->
(X) EXT4 (SD/eMMC/SATA/USB)
```

Step up to

Image Packaging Configuration -->

modify Root filesystem formats from

cpio cpio.gz cpio.gz.u-boot ext4 tar.gz jffs2

to

ext4

Set Petalinx boot arguments to use EXT4, set CMA memory size to 256 MB and set generic UIO driver.

DTG Settings --> Kernel Bootargs -->



deactivate

generate boot args automatically

and set

user set kernel bootargs

string to

```
earlycon console=ttyPS0,115200 clk_ignore_unused root=/dev/mmcblk0p2 rw
rootwait cma=256M uio_pdrv_genirq.of_id=generic-uio
```

Close this Petalinux menuconfig.

Modify file

```
~/work/te0802_04_240_vga/test_board/os/petalinux/project-spec/meta-
user/conf/user-rootfsconfig
```

by appending lines:

CONFIG xrt CONFIG\_xrt-dev CONFIG\_zocl CONFIG\_opencl-clhpp-dev CONFIG opencl-headers-dev CONFIG\_packagegroup-petalinux-opencv CONFIG\_packagegroup-petalinux-opencv-dev CONFIG\_dnf CONFIG\_e2fsprogs-resize2fs CONFIG parted CONFIG\_resize-part CONFIG\_packagegroup-petalinux-vitisai CONFIG packagegroup-petalinux-self-hosted CONFIG\_cmake CONFIG\_packagegroup-petalinux-vitisai-dev CONFIG\_mesa-megadriver CONFIG packagegroup-petalinux-x11 CONFIG\_packagegroup-petalinux-v4lutils CONFIG\_packagegroup-petalinux-matchbox CONFIG\_vitis-ai-library CONFIG vitis-ai-library-dev CONFIG vitis-ai-library-dbg CONFIG\_packagegroup-petalinux-gstreamer CONFIG libomxil CONFIG\_packagegroup-core-ssh-dropbear CONFIG\_imagefeature-ssh-server-dropbear CONFIG\_imagefeature-ssh-server-openssh CONFIG\_openssh CONFIG\_openssh-sftp-server

signal processing

9/48



CONFIG\_openssh-sshd CONFIG\_openssh-scp CONFIG\_imagefeature-package-management

**Configure Petalinux rootfs** 

petalinux-config -c rootfs

In this menuconfig, go to

User Packages -->

and select/deselect user packages as follows:

```
[*] libomxil
[*] cmake
[*] dnf
[*] e2fsprogs-resize2fs
[*] gpio-demo
[*] imagefeature-package-management
[] imagefeature-ssh-server-dropbear
[*] imagefeature-ssh-server-openssh
[*] mesa-megadriver
[*] opencl-clhpp-dev
[*] opencl-headers-dev
[*] openssh
[*] openssh-scp
[*] openssh-sftp-server
[*] openssh-sshd
[ ] packagegroup-core-ssh-dropbear
[*] packagegroup-petalinux-gstreamer
[*] packagegroup-petalinux-matchbox
[*] packagegroup-petalinux-opencv
[*] packagegroup-petalinux-opencv-dev
[*] packagegroup-petalinux-self-hosted
[*] packagegroup-petalinux-v4lutils
[*] packagegroup-petalinux-vitisai
[*] packagegroup-petalinux-vitisai-dev
[*] packagegroup-petalinux-x11
[*] parted
[*] peekpoke
[*] resize-part
[*] vitis-ai-library
[ ] vitis-ai-library-dbg
[] vitis-ai-library-dev
[*] xrt
[*] xrt-dev
```

signal processing

10/48



<sup>[\*]</sup> zocl

Close this Petalinux menuconfig.

Configure Petalinux kernel

petalinux-config -c kernel

Switch on the simple framebuffer support by:

```
Device Drivers -->
Graphics support -->
Frame buffer Devices -->
-*- Support for frame buffer devices
<*> Simple framebuffer support
```

Ensure the following items are TURNED OFF by entering 'n' in the [] menu selection:

```
CPU Power Management -->

CPU Idle -->

CPU idle PM support

CPU Power Management -->

CPU Frequency scaling -->

CPU Frequency scaling
```

Close this Petalinux menuconfig.

#### 3.3 Modify Device Tree to support output to the VGA display

In text editor, open file

```
~/work/te0802_04_240_vga/test_board/os/petalinux/project-spec/meta-
user/recipes-bsp/device-tree/files/system-user.dtsi
```

And append these lines:

```
/* FB */
/ {
 /*
 * reserved memory for Debian frame buffer
 *
         1 frame = 1920 * 1080 * 4B = 0x007E9000 (ca. 8MB)
 *
         1 frame = 1280 * 720 * 4B = 0x00384000 (ca. 3.6MB)
         it is assumed that the CMA allocates 256 MB from the top
 *
 *
        of the memory
 * for 1GB memory
 *
         0x30000000 to 0x3FFFFFF
                                                 CMA
                                                          (256MB)
         0x2FC00000 to 0x2FFFFFF
 *
                                                 FB 720p (004MB)
 */
signal processing
                                                                     https://sp.utia.cas.cz
                                     11/48
```



```
reserved-memory {
 #address-cells = <2>;
    #size-cells = <2>;
    ranges;
    reserved1: buffer@0x2FC00000 {
      no-map;
      reg = <0x0 0x2FC00000 0x0 (1280 * 720 * 4)>;
    };
  };
  /*
   * simple frame buffer driver for Debian xserver
   * keep the name "fbxserver0"
   */
  framebuffer1: fbxserver { // VGA out
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "simple-framebuffer";
    reg = <0x0 0x2FC00000 0x0 (1280 * 720 * 4)>;
    width = <1280>;
    height = \langle 720 \rangle;
    stride = <(1280 * 4)>;
    format = "a8b8g8r8";
  };
};
/delete-node/ &axi_vdma_0;
&amba_p1 {
  axi_vdma_0: vdma_0@80010000 {
    #dma-cells = <1>;
    clock-names = "s_axi_lite_aclk", "m_axi_mm2s_aclk", "m_axis_mm2s_aclk";
signal processing
                                                                     https://sp.utia.cas.cz
                                     12/48
```

```
clocks = <&zynqmp_clk 71>, <&zynqmp_clk 71>, <&zynqmp_clk 71>;
    compatible = "xlnx,axi-vdma-6.3", "xlnx,axi-vdma-1.00.a";
    interrupt-names = "mm2s_introut";
    interrupt-parent = <&gic>;
    interrupts = <0 89 4>;
    reg = <0x0 0x80010000 0x0 0x10000>;
    xlnx,addrwidth = <0x20>;
    xlnx,flush-fsync = <0x1>;
    xlnx,num-fstores = <0x1>;
    dma-channel@80010000 {
      compatible = "xlnx,axi-vdma-mm2s-channel";
      interrupts = <0 89 4>;
      xlnx,datawidth = <0x20>;
      xlnx,device-id = <0x0>;
      xlnx,genlock-mode ;
    };
  };
};
&axi_vdma_0 {
    compatible = "generic-uio";
    status = "okay";
};
```

# 3.4 Build Petalinux

Build Petalinux image by Petalinux command in Ubuntu terminal

petalinux-build

This build can take several hours.

# 3.5 Build Sysroot Package

Build sysroot package by Petalinux command in Ubuntu terminal

```
petalinux-build --sdk
```

This build can take more than one hour.

signal processing



https://sp.utia.cas.cz

The generated sysroot package sdk.sh is located in directory

~/work/te0802\_04\_240\_vga/test\_board/os/petalinux/images/linux

# 3.6 Generation of Extensible Platform for Vitis with VGA display

Copy these four files:

Files	From	То
bl31.elf pmufw.elf system.dtb u-boot- dtb.elf	<pre>~/work/te0802_04_240_vga/te st_board/os/petalinux/image s/linux/</pre>	~/work/te0802_04_240_vga/test_b oard_pfm/pfm/sd_dir/

Rename the copied file u-boot-dtb.elf to u-boot.elf

The directory

~/work/te0802\_04\_240\_vga/test\_board\_pfm/pfm/boot contains these five files:

bl31.elf fsbl.elf pmufw.elf system.dtb u-boot.elf

Copy these two files:

Files	From	То
boot.scr system.dtb	~/work/te0802_04_240_vga/te st_board/os/petalinux/image s/linux/	<pre>~/work/te0802_04_240_vga/te st_board_pfm/pfm/sd_dir/</pre>

Copy single file:

File	From	То
init.sh	<pre>~/work/te0802_04_240_vga/te st_board/misc/sd/</pre>	<pre>~/work/te0802_04_240_vga/te st_board_pfm/pfm/sd_dir/</pre>

# 3.7 Generate Sysroot from Sysroot Package

In Ubuntu terminal, change the working directory to: ~/work/te0802\_04\_240\_vga/test\_board/os/petalinux/images/linux

In Ubuntu terminal, execute script enabling access to Vitis 2022.2 tools. Execution of script serving for setting up PetaLinux environment is not necessary:





\$ source /tools/Xilinx/Vitis/2022.2/settings64.sh

In Ubuntu terminal, execute script

\$ ./sdk.sh

Script will ask for the directory where to create sysroot. Enter path.

~/work/te0802\_04\_240\_vga/test\_board\_pfm

Confirm Y to create sysroot.

The sysroot directories and files for PC and for Zynq Ultrascale+ will be created in:

~/work/te0802\_04\_240\_vga/test\_board\_pfm/sysroots/x86\_64-petalinux-linux ~/work/te0802\_04\_240\_vga/test\_board\_pfm/sysroots/cortexa72-cortexa53-xilinx-linux

Once created, do not move these sysroot directories (due to some internally created paths).

#### 3.8 Generate Extensible Platform with VGA Display

In Ubuntu terminal, change the working directory to:exit ~/work/te0802\_04\_240\_vga/test\_board\_pfm

In Ubuntu terminal, execute script enabling access to Vitis 2022.2 tools. \$ source /tools/Xilinx/Vitis/2022.2/settings64.sh

Start the Vitis 2022.2 tool by executing

\$ vitis &

In Vitis "Launcher", set the workspace for the extensible platform compilation to:

~/work/te0802\_04\_240\_vga/test\_board\_pfm

Click on "Launch" to launch Vitis

Close Welcome page.

In Vitis, select in the main menu: File -> New -> Platform Project

Type name of the extensible platform: te0802\_04\_240\_vga\_pfm

Click Next.

signal processing

15/48



Choose for hardware specification for the platform file: ~/work/te0802\_04\_240\_vga/test\_board/vivado/test\_board\_1eg\_s1gb.xsa

In "Software specification" select: linux

In "Boot Components" unselect: Generate boot components

These components have been already generated by PetaLinux.

New window te0802\_04\_240\_vga\_pfm is opened.

Click on linux on psu\_cortex53 to open window Domain: linux\_domain

In "Description" write: xrt

In "Bif File" find and select the pre-defined option: Generate Bif

In "Boot Components Directory" select: ~/work/te0802\_04\_240\_vga/test\_board\_pfm/pfm/boot

In "FAT32 Partition Directory" select: ~/work/te0802\_04\_240\_vga/test\_board\_pfm/pfm/sd\_dir

In Vitis IDE "Explorer" section, click on te0802\_04\_240\_vga\_pfm to highlight it.

Right-click on the highlighted te0802\_04\_240\_vga\_pfm and select build project in the open submenu. Platform is compiled in few seconds. Close the Vitis 2022.2 tool by selection: File -> Exit

Vitis 2022.2 extensible platform

te0802\_04\_240\_vga\_pfm

has been created in the directory:

~/work/te0802\_04\_240\_vga/test\_board\_pfm/te0802\_04\_240\_vga\_pfm/export/te0802\_04\_240\_vga\_pfm

# 4 Platform Usage

#### 4.1 Read Platform Info

With Vitis environment setup, platforminfo tool can report XPFM platform information.

platforminfo

~/work/te0802\_04\_240\_vga/test\_board\_pfm/te0802\_04\_240\_vga\_pfm/export/te0802\_04\_240\_vga\_pfm/te 0802\_04\_240\_vga\_pfm.xpfm

16/48





# 4.2 Create and Compile Vector Addition Example

Create new directory **test\_board\_test\_vadd** to test Vitis extendable flow example "vector addition"

~/work/te0802\_04\_240\_vga/test\_board\_test\_vadd

Current directory structure: ~/work/te0802\_04\_240\_vga/test\_board ~/work/te0802\_04\_240\_vga/test\_board\_pfm ~/work/te0802\_04\_240\_vga/test\_board\_test\_vadd

Change working directory:

 $cd \sim work/te0802_04_240_vga/test_board_test_vadd$ 

In Ubuntu terminal, execute script enabling access to Vitis 2022.2 tools. \$ source /tools/Xilinx/Vitis/2022.2/settings64.sh

In Ubuntu terminal, start Vitis by:

\$ vitis &

In Vitis IDE Launcher, select your working directory

~/work/te0802\_04\_240\_vga/test\_board\_test\_vadd

Click on Launch to launch Vitis.

Select File -> New -> Application project. Click Next.

Skip welcome page if shown.

Click on "+ Add" icon and select the custom extensible platform te0802\_04\_240\_vga\_pfm[custom] in the directory:

~/work/te0802\_04\_240\_vga/test\_board\_pfm/te0802\_04\_240\_vga\_pfm/export/te0802\_04\_240\_vga\_pfm

We can see available PL clocks and frequencies.

Click Next.

In "Application Project Details" window type into Application project name: test\_vadd Click Next.

In "Domain window" type (or select by browse):

"Sysroot path":

signal processing

17/48



~/work/te0802\_04\_240\_vga/test\_board\_pfm/sysroots/cortexa72-cortexa53xilinx-linux

"Root FS":

~/work/te0802\_04\_240\_vga/test\_board/os/petalinux/images/linux/rootfs.ext4

"Kernel Image":

~/work/te0802\_04\_240\_vga/test\_board/os/petalinux/images/linux/Image Click Next.

In "Templates window", if not done before, update "Vitis IDE Examples" and "Vitis IDE Libraries".

Select Host Examples In "Find", type: "vector add" to search for the "Vector Addition" example.

Select: "Vector Addition" Click Finish New project template is created.

In test\_vadd window menu "Active build configuration" switch from "SW Emulation" to "Hardware".

In "Explorer" section of Vitis IDE, click on: test\_vadd\_system[te0802\_04\_240\_vga\_pfm] to select it.

Right Click on: test\_vadd\_system[te0802\_04\_240\_vga\_pfm] and select in the opened sub-menu: Build project

Vitis will compile HW kernel and application SW for Arm host.

In test\_vadd\_kernels subproject, compile the krnl\_vadd from C++ SW to HDL HW IP source code

In test\_vadd\_system\_hw\_link subproject, compile the krnl\_vadd HDL together with te0802\_04\_240\_vga\_pfm into new, extended HW design with new accelerated (krnl\_vadd) will run on the default 240 MHz clock. This step can take some time.

In test\_vadd subproject, compile the vadd.cpp application example.

# 4.3 Run Compiled test\_vadd Example Application from USB Terminal

The sd\_card.img file is output of the compilation and packing by Vitis. It is located in the directory:

~/work/te0802\_04\_240\_vga/test\_board\_test\_vadd/test\_vadd\_system/Hardware/package/sd\_ card.img

Write the sd card image from the sd\_card.img file to SD card.

Insert the SD card to the TE0802 evaluation board.

Connect PC USB terminal (115200 bps) cable to the TE0802 evaluation board.

Connect Ethernet cable to the TE0802 evaluation board.

signal processing

18/48



Power on the TE0802 board.

In PC, find the assigned serial line COM port number for the USB terminal. In case of Win 10 or Win 11, use device manager.

In PC, open serial line terminal with the assigned COM port number. Speed 115200 bps.

In PC terminal, type:

sh-5.0# cd /run/media/mmcblk0p1/

sh-5.0# ./test\_vadd krnl\_vadd.xclbin

The application test\_vadd should run with this output:

INFO: Reading krnl\_vadd.xclbin Loading: 'krnl\_vadd.xclbin' Trying to program device[0]: edge Device[0]: program successful! TEST PASSED sh-5.0#

The Vitis application has been compiled to HW and evaluated on custom system with extensible custom te0802\_04\_240\_vga\_pfm platform.

In PC terminal type:

# halt

System is halted. Messages relate to halt of the system can be seen on the USB terminal.

The SD card can be safely removed from the the TE0802 board, now.

The TE0802 board can be disconnected from power.

#### 4.4 Enable KBD, Mouse, VGA Video Display with QOS Support

Connect USB KBD and USB mouse to TE0802 board.

Connect VGA video display to TE0802 board and power on the display.

On the TE0802 board, reset button to start the system. USB terminal starts to display booting information. VGA display remains black with no signal at this stage.

In PC USB terminal, find TE0802 board IP address (assigned by the network DHCP server) by command:

ifconfig eth0

On PC, start utility for sftp Ethernet file transfer to the TE0802 board.



https://sp.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.



Copy the executable precompiled binary file

sw\prebuilt\vga.elf

from evaluation package accompanying this application note [1] to TE0802 board file

/run/media/mmcblk0p1/vga.elf

Copy file

sw\scripts\01vga.sh

from evaluation package accompanying this application note [1] to T E0802 board file

/etc/X11/Xsession.d/01vga.sh

Copy file

sw\scripts\xorg.conf

from evaluation package accompanying this application note [1] to TE0802 board file (old file will be overwritten)

/etc/X11/xorg.conf

Copy scripts optimizing the data transfers between the DPU and the memory controller from the PC to the home folder on the board.

To copy them use SFTP from

dpu\_sw\_optimize

to

/home/root

Switch back to the board terminal.

To optimize the data transfers between the DPU and the memory controller, execute:

cd /home/root/dpu\_sw\_optimize/zynqmp

chmod -R +x \*

./zynqmp\_dpu\_optimize.sh

NOTE: The scripts are modified compare to scripts provided by Xilinx

To automate start of scripts from the

/home/root/dpu\_sw\_optimize

folder follow this steps:

Copy file

sripts/qos.sh

to the

/etc/init.d/

folder on the board, use SFTP. Make it executable:

signal processing

20/48

https://sp.utia.cas.cz



chmod +x /etc/init.d/qos.sh

Create a link of the qos.sh file for the runlevel 5.

ln -s /etc/init.d/qos.sh /etc/rc5.d/S99qos

Reboot the TE0802 board by typing in the PC USB terminal

#### reboot

The TE0802 board is rebooted with VGA video output enabled on the display.



Switches [S8B, S8C, S8D] (marked in black) are set to the default [OFF,OFF,OFF] state.

21/48



ŪTIA





The simplified AMD X11 desktop is created with several icons. The resolution is fixed to the HD with resolution 1280x720p60. Setting of switches [S8B, S8C, S8D] = [OFF,OFF,OFF] defines output to VGA display as HD with colours converted to levels of gray.

# 4.5 Display of Single Frame Buffer

Implemented VGA supports different configurations of R G and B 8 bit colour data positions in the 24 bit representation of each pixel. It is controlled by 3 switches S8B, S8C, S8D of the evaluation board.

S8B	S8C	S8D	Colour byte combination		
fpga pin M1	fpga pin P2	fpga pin P3	•		
PCB name	PCB name	PCB name			
USER_SW[2]	USER_SW[1]	USER_SW[0]			
OFF	OFF	OFF	All colour com	binations displa	ayed as <b>gray</b>
ON	OFF	OFF	G	В	R
OFF	ON	OFF	В	G	R
ON	ON	OFF	R	G	В
OFF	OFF	ON	В	R	G
ON	OFF	ON	R	В	G
OFF	ON	ON	G	R	В
ON	ON	ON	All colour com	binations displa	ayed as gray

The basic X11 GUI is correctly displayed with this switch combination



22/48



[S8B,S8C,S8D] = [ON,ON,OFF]

Vitis AI 3.0 applications generate output to the simple frame buffer in format BGR888. Therefore, the X11 output images generated by Vitis AI 3.0 applications can have swapped B and R. These X11 single frame outputs are correctly displayed with this switch combination

[S8B,S8C,S8D] = [OFF,ON,OFF]

All combinations of buffers can be displayed as gray image by these two switch combinations

[S8B,S8C,S8D] = [OFF,OFF,OFF]

[S8B,S8C,S8D] = [ON,ON,ON]



23/48

Switches [S8B, S8C, S8D] (marked in black) are set to [ON,ON,OFF] state. You can change setting of switches [S8B, S8C, S8D] in runtime.



https://sp.utia.cas.cz

Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.



Setting of switches [S8B, S8C, S8D] = [ON,ON,OFF] defines output to VGA monitor as HD with colour RGB444 output.

# 4.6 User Control of X11 GUI

Mouse and keyboard connected to the TE0802 board are used as user input devices.

Click on "Terminal" icon (A Unicode capable rxvt terminal emulator).

Terminal emulator rxvt opens as full screen graphic window.

In terminal emulator, use keyboard connected to the TE0802 board and type:

root@Trenz:~# cd /run/media/mmcblk0p1/

root@Trenz:~# ./test\_vadd krnl\_vadd.xclbin

The application test\_vadd with HW accelerated vector addition will run with this output on the X11 terminal emulator:

INFO: Reading krnl\_vadd.xclbin Loading: 'krnl\_vadd.xclbin' Trying to program device[0]: edge Device[0]: program successful!



24/48

https://sp.utia.cas.cz



Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

#### TEST PASSED

#### sh-5.0#



The TE0802 board is running the PetaLinux OS and drives simple version of an X11 GUI on VGA monitor. Application test\_vadd has been started from xrvt terminal emulator.

The Vitis application has been compiled to HW and evaluated on custom system with extensible custom te0802\_04\_240\_vga\_pfm platform.

#### 4.7 Multiple X11 windows

You can go to the X11 desktop and open second rxvt terminal emulator as a new full screen X11 window.

You can run (for example) mc application in this second terminal. It can be used for most common operations with files (copy, edit, unzip, ...).





Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.



Mouse controlled X11 desktop GUI can be used to select, which terminal is visible in full screen.

You can stop mc application by pressing the TE0802 keyboard key F10.

# 4.8 Halt the TE0802 Board

Close all open rxvt terminal emulators by click on "x" icon (in the upper right corner) or by typing:

root@Trenz:~# exit

In X11, click on "Shutdown" icon to close filesystem of the PetaLinux running on the TE0802 board and halt the system.

System is halted, now.

Messages related to halt of the system can be seen on the PC USB terminal.

The VGA output to the display is also switched off and the vga display is dark.

The SD card can be safely removed from the TE0802 board, now.

The TE0802 board can be disconnected from power, now.



If you power ON the board with inserted SD card, the PetaLinux with X11 output to the enabled VGA display will start automatically.

If you create new SD card with new example, the steps described in section 4.4 have to be repeated to enable the automatic start of the VGA display output.

# 4.9 Vitis project test\_board\_vga (optional)

The executable vga.elf has been used for start of video-dma. It starts output of X11 desktop on HD VGA display (1280x720p60). This executable can be re-created from source code in Vitis project targeting compilation of C application for embedded flow.

Create new directory test\_board\_vga for Vitis embedded flow project vga

~/work/te0802\_04\_240\_vga/test\_board\_vga

Current directory structure: ~/work/te0802\_04\_240\_vga/test\_board ~/work/te0802\_04\_240\_vga/test\_board\_pfm ~/work/te0802\_04\_240\_vga/test\_board\_test\_vadd ~/work/te0802\_04\_240\_vga/test\_board\_vga

Change working directory:

 $cd \sim work/te0802_04_240_vga/test_board_vga$ 

In Ubuntu terminal, execute script enabling access to Vitis 2022.2 tools.

\$ source /tools/Xilinx/Vitis/2022.2/settings64.sh

In Ubuntu terminal, start Vitis by:

\$ vitis &

In Vitis IDE Launcher, select your working directory

~/work/te0802\_04\_240\_vga/test\_board\_vga

Click on Launch to launch Vitis.

Select File -> New -> Application project. Click Next.

Skip welcome page, if shown. Click on +Add icon and select the custom extensible platform te0802\_04\_240\_vga\_pfm[custom] in the directory:

~/work/te0802\_04\_240\_vga/test\_board\_pfm/te0802\_04\_240\_vga\_pfm/export/te0802\_04\_240\_vga\_pfm

We can see available PL clocks and frequencies.

Click Next.

signal processing

27/48



In "Application Project Details" window type into Application project name: vga Click Next.

In "Domain window" type (or select by browse):

"Sysroot path":

~/work/te0802\_04\_240\_vga/test\_board\_pfm/sysroots/cortexa72-cortexa53-xilinx-linux

"Root FS":

~/work/te0802\_04\_240\_vga/test\_board/os/petalinux/images/linux/rootfs.ext4

"Kernel Image":
~/work/te0802\_04\_240\_vga/test\_board/os/petalinux/images/linux/Image
Click Next.

Select Embedded software development templates Select: Linux Hello World Click Finish New project template vga system is created.

In vga\_system window menu "Active build configuration" switch from "SW Emulation" to "Hardware".

Created C template contains simple helloworld.c source code. ~/work/te0802\_04\_240\_vga/test\_board\_vga/vga/src/helloworld.c

Delete helloworld.c

Copy from package accompanying this application note: sw\src\vga\src

Source code file main.c and content of directories dt and vdma ~/work/te0802\_04\_240\_vga/test\_board\_vga/vga/src/main.c

~/work/te0802\_04\_240\_vga/test\_board\_vga/vga/src/dt/\*

~/work/te0802\_04\_240\_vga/test\_board\_vga/vga/src/vdma/\*

In "Explorer" section of Vitis IDE, click on: vga\_system[te0802\_04\_240\_vga\_pfm] to select it.

Right Click on: vga\_system[te0802\_04\_240\_vga\_pfm] and select in the opened submenu:

Build project

Vitis will compile C application SW for Arm host, Linux target.

Compiled executable vga.elf is located in

 ${\sim}/work/te0802\_04\_240\_vga/test\_board\_vga/vga/Release/vga.elf$ 

Use your sftp utility to copy this compiled executable vga.elf to TE0802 test board file

28/48

/run/media/mmcblk0p1/vga.elf





On the TE0802 test board, close all running demos and use reboot command to reboot the TE0802 test board. This will test the created vga.elf utility. Linux will reboot and the X11 desktop will open automatically on the VGA display.

# 5 Vitis AI 3.0 DPUCZDX8G\_VAI\_v3.0 Installation

This section explains how to download and compile the Vitis AI 3.0 compatible DPU for the TE0802 evaluation board.

Download and install Vitis 2022.2 project with configurable DPU instance from repository:

https://github.com/Xilinx/Vitis-AI/tree/3.0/dpu

This page contains table with supported targets. Use the line of this table dedicated to the DPUCZDX8G DPU for MPSoC and Kria K26 devices. It is link for download of the programmable logic based DPU, targeting general purpose CNN inference with full support for the Vitis AI ModelZoo. It supports either the Vitis or Vivado flows on 16nm Zynq® UltraScale+™ platforms.

Therefore, click on the <u>Download</u> link in the column: Reference Design

https://www.xilinx.com/bin/public/openDownload?filename=DPUCZDX8G\_VAI\_v3.0.tar.gz

This will result in download of file:

~/Downloads/DPUCZDX8G\_VAI\_v3.0.tar.gz

lt contains directory
~/Downloads/DPUCZDX8G\_VAI\_v3.0

Copy this directory to the directory: ~/work/DPUCZDX8G\_VAI\_v3.0

It contains HDL code for the DPU and also source files and project files to test the DPU with AI resnet50 inference example.

29/48

# 5.1 Create and Build Vitis AI 3.0 DPU Design

Create new directory test\_board\_dpu\_trd to test Vitis extendable flow example test\_dpu trd

~/work/te0802\_04\_240\_vga/test\_board\_dpu\_trd

Current directory structure:

~/work/te0802\_04\_240\_vga/test\_board ~/work/te0802\_04\_240\_vga/test\_board\_pfm ~/work/te0802\_04\_240\_vga/test\_board\_test\_vadd ~/work/te0802\_04\_240\_vga/test\_board\_dpu\_trd ~/work/te0802\_04\_240\_vga/test\_board\_vga

Change working directory: \$cd ~/work/te0802\_04\_240\_vga/test\_board\_dpu\_trd



https://sp.utia.cas.cz



In Ubuntu terminal, start Vitis 2022.2 by: \$ vitis &

In Vitis IDE Launcher, select your working directory ~/work/te0802\_04\_240\_vga/test\_board\_dpu\_trd Click on Launch to start Vitis.

# 5.2 Add DPU Project template to the Vitis Extensible Flow

In Vitis, open menu Window → Preferences

Go to Library Repository tab

Add Vitis-AI by clicking Add button and Fill Settings like:

ID vitis-ai

Name Vitis AI

Description Vitis AI

Location /home/devel/work/DPUCZDX8G\_VAI\_v3.0

Git URL

Branch

Use absolute path to your home folder in field "Location":

Field "Location" says that the Vitis-AI repository from github has been cloned into  $\rm \sim/work/DPUCZDX8G_VAI_v3.0$ 

Hovewer., the absolute path to your home directory is needed. In our case: /home/devel/work/DPUCZDX8G\_VAI\_v3.0

The user name in the figure is devel in our case. Replace it by your user name.

Keep Git URL and Branch empty. Click Apply and Close.

The added library appears in Libraries. In Vitis, open menu Xilinx → Libraries...

You can find the installed Vitis-AI library marked as Installed

# 5.3 Configure Project for the Vitis Extensible Flow with DPU

```
Select
File -> New -> Application project.
Click
Next
```

Skip welcome page if it is shown.

Click on +Add icon and select the custom extensible platform te0802\_04\_240\_vga\_pfm[custom]

signal processing

```
30/48
```



in the directory: ~/work/te0802\_04\_240\_vga/test\_board\_pfm/te0802\_04\_240\_vga\_pfm/export/te0802\_04\_240\_vga\_pfm We can see available PL clocks and frequencies. PL4 with 240 MHz clock is has been set as default in the platform creation process. Click: Next In "Application Project Details" window type into Application project name: test\_dpu\_trd Click Next In "Domain window" type (or select by browse): "Sysroot path": ~/work/te0802 04 240 vga/test board pfm/sysroots/cortexa72-cortexa53xilinx-linux "Root FS": ~/work/te0802 04 240 vga/test board/os/petalinux/images/linux/rootfs.ext4 "Kernel Image": ~/work/te0802\_04\_240\_vga/test\_board/os/petalinux/images/linux/Image Click Next In "Templates window", if not done before, update Vitis IDE Examples and Vitis IDE Libraries. In "Find", type: dpu to search for the DPU Kernel (RTL Kernel) example. Select: DPU Kernel (RTL Kernel) Click Finish New project template with DPU instance is created. In dpu trd window menu "Active build configuration" switch from "SW Emulation" to "Hardware". File dpu conf.vh located at dpu trd kernels/src/prj/Vitis directory contains the initial default DPU configuration (defined for larger ZU devices). In text editor, replace content of file dpu conf.vh with this new content: /\* \* Copyright 2019 Xilinx Inc. \* Licensed under the Apache License, Version 2.0 (the "License"); \* you may not use this file except in compliance with the License.





\* You may obtain a copy of the License at

\*

\* http://www.apache.org/licenses/LICENSE-2.0

\*

\* Unless required by applicable law or agreed to in writing, software

\* distributed under the License is distributed on an "AS IS" BASIS,

\* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.

\* See the License for the specific language governing permissions and

\* limitations under the License.

\*/

//Setting the arch of DPU, For more details, Please read the PG338

/\*===== Architecture Options =====\*/ // |-----| // | Support 8 DPU size // | It relates to model. if change, must update model // +-----+ // | `define B512 // +-----+ // | `define B800 // +-----+ // | `define B1024 // +-----+ // | `define B1152 // +-----+ // | `define B1600 // +-----+ // | `define B2304 // +-----+ // | `define B3136 // +-----+ // | `define B4096 // |------|

signal processing

32/48

https://sp.utia.cas.cz



#### `define B512

// |------|

// | If the FPGA has Uram. You can define URAM\_EN parameter

// | if change, Don't need update model

// +-----+

// | for zcu104 : `define URAM\_ENABLE

// +-----+

// | for zcu102 : `define URAM\_DISABLE

// |------|

`define URAM\_DISABLE

//config URAM

`ifdef URAM\_ENABLE

`define def_UBANK_IMG_N	5
`define def_UBANK_WGT_N	17
`define def_UBANK_BIAS	1
elsif URAM_DISABLE	
`define def_UBANK_IMG_N	0
`define def_UBANK_WGT_N	0
`define def_UBANK_BIAS	0

`endif

// |-------|
// | You can use DRAM if FPGA has extra LUTs
// | if change, Don't need update model
// +-----+
// | Enable DRAM : `define DRAM\_ENABLE
// +-----+
// | Disable DRAM : `define DRAM\_DISABLE
// |-------|

`define DRAM\_DISABLE



33/48

//config DRAM

`ifdef DRAM_ENABLE	
`define def_DBANK_IMG_N	1
`define def_DBANK_WGT_N	1
`define def_DBANK_BIAS	1
elsif DRAM_DISABLE	
`define def_DBANK_IMG_N	0
`define def_DBANK_WGT_N	0
`define def_DBANK_BIAS	0
`endif	

// |------|

// | RAM Usage Configuration

// | It relates to model. if change, must update model

// +-----+

// | RAM Usage High : `define RAM\_USAGE\_HIGH

// +-----+

// | RAM Usage Low : `define RAM\_USAGE\_LOW

// |------|

#### `define RAM\_USAGE\_LOW

// |------|

// | Channel Augmentation Configuration

// | It relates to model. if change, must update model

// +-----+

 $\label{eq:linear} \textit{//} | Enable : `define CHANNEL_AUGMENTATION_ENABLE \\$ 

// +-----+

// | Disable : `define CHANNEL\_AUGMENTATION\_DISABLE

// |------|

#### `define CHANNEL\_AUGMENTATION\_ENABLE

// |------|

signal processing

34/48

https://sp.utia.cas.cz



//   ALU parallel Configuration
//   It relates to model. if change, must update model
// ++
//   setting 0 : `define ALU_PARALLEL_DEFAULT
// ++
//   setting 1 : `define ALU_PARALLEL_1
//
//   setting 2 : `define ALU_PARALLEL_2
//
//   setting 3 : `define ALU_PARALLEL_4
//
//   setting 4 : `define ALU_PARALLEL_8
//

#### `define ALU\_PARALLEL\_DEFAULT

// ++
//   CONV RELU Type Configuration
//   It relates to model. if change, must update model
// ++
//   `define CONV_RELU_RELU6
// ++
//   `define CONV_RELU_LEAKYRELU_RELU6
//

`define CONV\_RELU\_LEAKYRELU\_RELU6

// +-----+

// | ALU RELU Type Configuration

// | It relates to model. if change, must update model

// +-----+

// | `define ALU\_RELU\_RELU6

// +-----+

// | `define ALU\_RELU\_LEAKYRELU\_RELU6

// |------|



35/48



#### `define ALU\_RELU\_RELU6

// |------|

// | argmax or max Configuration

// | It relates to model. if change, must update model

// +-----+

// | enable : `define SAVE\_ARGMAX\_ENABLE

// +-----+

// | disable : `define SAVE\_ARGMAX\_DISABLE

// |------|

#### `define SAVE\_ARGMAX\_ENABLE

// |------|

// | DSP48 Usage Configuration

// | Use dsp replace of lut in conv operate

// | if change, Don't need update model

// +-----+

// | `define DSP48\_USAGE\_HIGH

// +-----+

// | `define DSP48\_USAGE\_LOW

// |------|

`define DSP48\_USAGE\_HIGH

// |------|

// | Power Configuration

// | if change, Don't need update model

// +-----+

// | `define LOWPOWER\_ENABLE

// +-----+

// | `define LOWPOWER\_DISABLE

// |------|



36/48

https://sp.utia.cas.cz



`define LOWPOWER\_DISABLE

//
//   DEVICE Configuration
//   if change, Don't need update model
// ++
//   `define MPSOC
// ++
//   `define ZYNQ7000
//

`define MPSOC

It selects DPU configuration B512 and maximal use of DSP48 blocks.

This selection can fit into the PL logic of the ZU01-EG device together with the VGA display support.

#### 5.4 Configure Connection of DPU Kernel

Go to dpu\_trd\_system\_hw\_link and double click on dpu\_trd\_system\_hw\_link.prj.

Remove sfm\_xrt\_top kernel from binary container by right clicking on it and choosing remove.

Reduce number of DPU kernels from 2 to 1. On the same tab, right click on dpu and choose:

Edit V++ Options

Click "..." button on the line of V++ Configuration Settings and modify the configuration as follows:

[clock]
freqHz=200000000:DPUCZDX8G\_1.aclk
freqHz=400000000:DPUCZDX8G\_1.ap\_clk\_2

[connectivity]
sp=DPUCZDX8G\_1.M\_AXI\_GP0:HPC0
sp=DPUCZDX8G\_1.M\_AXI\_HP0:HP2
sp=DPUCZDX8G\_1.M\_AXI\_HP2:HP3



https://sp.utia.cas.cz



37/48

# 5.5 Build the test\_dpu\_trd Project

```
In "Explorer" section of Vitis IDE, click on:
dpu_trd_system[te0802_04_240_vga_pfm]
to select it.
```

Right Click on:

dpu trd system[te0802 04 240 vga pfm]

and select in the opened sub-menu: Build project

Compilation takes some time (approximately 30 minutes).

Created extended HW with integrated DPU with configuration B1024 can be open and analysed in Vivado 2022.2

# 6 Prepare SD card for TE0802 with test\_dpu\_trd DPU and VGA

The **sd\_card.img** file is output of the compilation and packing by Vitis. It is located in directory:

~/work/te0802\_04\_240\_vga/test\_board\_test\_dpu\_trd/dpu\_trd\_system/Hard ware/package/

In Windows 10 (or Windows 11) PC, install program Win32DiskImager for this task. Win32 disk imager can write raw disk image to removable devices. <u>https://win32diskimager.org/</u>

Boot the board and open terminal on the board either by connecting serial console connection, or by opening Ethernet connection to ssh server on the board, or by opening terminal directly using window manager on board. Continue using the embedded board terminal.

# 6.1 Enable KBD, Mouse, VGA and QOS Support

Enable KBD, Mouse and VGA Video Display as described in section 4.4.

Reboot TE0802 board to get VGA dispaly output, keyboard and mouse.

# 6.2 Resize EXT4 Partition

Check ext4 partition size by:

```
root@Trenz:~# cd /
root@Trenz:~# df .
Filesystem 1K-blocks Used Available Use% Mounted on
/dev/root 564048 398340 122364 77% /
```

#### **Resize** partition

root@Trenz:~# resize-part /dev/mmcblk0p2

#### Check ext4 partition size again, you should see:

root@Trenz:~# df . –h

```
signal processing
```

38/48



© 2024 ÚTIA AV ČR, v.v.i. All disclosure and/or reproduction rights reserved

Filesystem	Size	Used Ava	ailable	Use% Mounted on
/dev/root	6.1G	390.8M	5.4G	7% /

The available size would be different according to your SD card size.

Set DISPLAY variable: root@petalinux:~# export DISPLAY=:0.0

Set path to Xilinx Firmware:

```
root@petalinux:~# export XLNX_VART_FIRMWARE=/run/media/mnt/mmcblk0p1/dpu.xclbin
```

### 6.3 Test the Integrated DPUCZDX8G\_ISA1\_B512

The integrated DPU can be tested by command:

```
xdputil query
```

root@Trenz:~# export DISPLAY=:0.0

```
root@Trenz:~# export XLNX_VART_FIRMWARE=/run/media/mmcblk0p1/dpu.xclbin
```

root@Trenz:~# xdputil query

```
{
```

```
"DPU IP Spec":{
```

"DPU Core Count":1,

```
"IP version":"v4.1.0",
```

"generation timestamp":"2023-02-21 21-30-00",

```
"git commit id":"7d32c41",
```

```
"git commit time":2023022121,
```

"regmap":"1to1 version"

```
},
```

```
"VAI Version":{
```

"libvart-runner.so":"Xilinx vart-runner Version: 3.0.0c5d2bd43d951c174185d728b8e5bcda3869e0b39 2023-12-23-13:14:25 ",

"libvitis\_ai\_library-dpu\_task.so":"Xilinx vitis\_ai\_library dpu\_task Version: 3.0.0c5d2bd43d951c174185d728b8e5bcda3869e0b39 2023-01-13 06:58:30 [UTC] ",

"libxir.so":"Xilinx xir Version: xir-c5d2bd43d951c174185d728b8e5bcda3869e0b39 2023-12-23-13:13:09",

"target\_factory":"target-factory.3.0.0 c5d2bd43d951c174185d728b8e5bcda3869e0b39"

},

"kernels":[

{



```
"DPU Arch": "DPUCZDX8G_ISA1_B512",
       "DPU Frequency (MHz)":300,
       "IP Type": "DPU",
       "Load Parallel":2,
       "Load augmentation":"enable",
       "Load minus mean":"disable",
       "Save Parallel":2,
       "XRT Frequency (MHz)":300,
       "cu_addr":"0xa0010000",
       "cu_handle":"0xaaaadd524910",
       "cu_idx":0,
       "cu_mask":1,
       "cu_name":"DPUCZDX8G:DPUCZDX8G_1",
       "device id":0,
       "fingerprint":"0x101000056010200",
       "name":"DPU Core 0"
    }
  ]
root@Trenz:~#
```

We can see one running DPU IP, version v4.1.0, with architecture DPUCZDX8G\_ISA1\_B512.

Vitis AI 3.0 examples require re-compilation of SW for the B512 DPU architecture and also require re-compilation of inference models for the B512 DPU architecture.

40/48

This process will be described in a separate application note [3].

# 6.4 VGA Display with Touch Screen



}



System with VGA display with touch screen GUI.

The touch interface can potentially replace mouse and keyboard in some application scenarios, if applications are designed to be selected by touch screen user interface.

#### 6.5 Used Programmable Logic Resources

The design with integrated AMD DPUCZDX8G DPU in the configuration B512 and VGA display support is using these programmable logic resources of the ZU1EG device:

Resource	Used Instances [%]	Used Instances	Total Instances in ZU1EG
LUT	88.77	33234	37440
FF	62.56	46916	74880
BRAM	72.68	78.5	108
DSP	62.2	120	216

# 6.6 Remote Monitoring and Configuration Support

The configured OS includes work in progress version of a remote monitoring and configuration support server. It can be used for remote reading of content of the SD card partition mmcblk0p1.

Button Reboot device can be used for system reboot. Ethernet connection is lost, but remote PC www browser remains open and waits for possible reconnection.



41/48

https://sp.utia.cas.cz



Akademie věd České republiky Ústav teorie informace a automatizace AV ČR, v.v.i.

7 20_04_Vitis_	2022_2_Petalinux_te0802_2cg_1eg_1gb_vga - VMware Workstation 16 Player		- 0	×
<u>P</u> layer ▼	· ↓ ↓ 12 12		~	Ð
Activities	♦ Firefox Web Browser -	Jan 3 08:20 •	よ ● ①	-
·台	Trenz Module Monitoring an × +		✓ _ □	3
	$\leftarrow \rightarrow C$ $\bigcirc$ $\textcircled{b}$ 192.168.13.162	ដ	⊠ 🖲 🗄 ≡	
	Trenz Module Monitorin	g and Configuration - work in p	process	
Â	SD card QSPI flash			
?	Reboot system	Content of the SD card (mmcblk0p1):		
· 🛃	Reboot device	total 32M -rwxrwx 1 root disk 5.8M Jan 1 2015 BOOT.BIN -rwxrwx 1 root disk 21M Jan 1 2015 Image -rwxrwx 1 root disk 2.8K Jan 1 2015 Dout.scr -rwxrwx 1 root disk 4.2M Jan 1 2015 dpu.xclbin -rwxrwx 1 root disk 295 Jan 1 2015 dpu.xclbin -rwxrwx 1 root disk 295 Jan 1 2015 dpu.xclbin		
	Read operation	-nwxnwx 1 root disk 43M Jan 1 2015 system.dtb -nwxnwx 1 root disk 589K Jan 1 2015 test dpu trd -nwxnwx 1 root disk 39K Dec 8 12:49 vga.elf		
	Read SD0			
	Write operation			
	SD0: Browse No file selected. Write mmcblk0p1			
	SD1: Browse No file selected. Write mmcblk1p1			
	Web interface is for general usage, check which mmcblk*p1 is available on your device			

After reboot of the evaluation board, the network DHCP server assigns Ethernet address to the evaluation board.

If the network DHCP address assignment algorithm assigns the identical Ethernet address, the page can be refreshed and the connection is re-established again.

If the network DHCP address assignment algorithm assigns different Ethernet address, the connection has to be established on the new Ethernet address.

# 6.7 Remote Control from Ubuntu X11 Desktop.

The configured OS also supports X11 desktop on remote PC via Ethernet.

In remote PC in Ubuntu OS, in PuTTY terminal utility with ssh Ethernet connection to the board with enabled X11 forwarding.

#### Opening.

Log in to the evaluation board as user root with pswd root

Start two rxvt terminal emulators by typing in PuTTY terminal:

rxvt &

rxvt &

In first rxvt terminal emulator window start utility

top

In second rxvt terminal emulator start

mс

signal processing



https://sp.utia.cas.cz



You can see two applications running on the evaluation board with output on the remote desktop. Remote PC kbd and mouse are used for control of these applications.

20_04_Vit	is_2022_2_Petalinu	x_te0802_2cg_1eg_1gb_vga - VN	Mware Workstation 16	Player							- 0	o ×
<u>P</u> layer •	<mark>  </mark> - 母 [:	i R									*	-
Activitie	s _d <sup>⊒</sup> PuTT	Y SSH Client 👻					Jan 3 08:17 •				<b></b> ↓ ∪	• •
			192.168.13.162 -	PuTTY	- • 8			mc [root@T	renz]:~ (on Trenz)		8	
	devel	<pre>login as: root root0192,168,13,162's pas</pre>			1	Left File (	Command Options Right		^)>رر<- ″			
		Hopess denied root@192.168.13.162's par last login; Thu Dec 28 12:11	ssword: 8+15_2023			in V	Name	UPDIR Mar 9 2	10 11 11 11 11 11 11 11 11 11	New York	UP-DIR Har 9 2018	
		/usr/bin/xauth: file /home/ root@Trenz:"# rxvt &	/root/.Xauthority d			/.config /.dus		4096 Jan 3 0 4096 Jec 28 1	(13) /.config (12) /.dbus		40% Jan 3 07:13 40% Bec 28 11:12	
_	<b>0</b>	[1] 742 root@Trenz:"# rxvt & [0] rev				/.local .Nauthority		4096 Jan 3 0 51 Jan 3 0	113 /.local 112 .Nauthority		4096 Jan 3 07:13 51 Jan 3 07:12	
A	Trash	root@Trenz:~*				.profile		86 Jan 3 0/ 81 Mar 9 2	018 .profile		85 Jan 3 07:13 81 Har 9 2018	
_												
?	0											
	Vivado											
. 🚑	2022.2.desk											
-												
	0											
	Xilinx Viti 2022.2.desk	Mars - 0747444 vs C sis	rxvt (on Tre	nz)								
		Tasks: 111 total, 1 runn ZCpu(s): 0.2 us, 0.2 su,	4 users, load aven ning, 110 sleeping, 0.0 ni, 99.7 id.	0 stopped, 0 0.0 wa, 0.0 hi.	zowbie 0.0 si. 0.0 st							
	0	HiB Hem : 980.4 total, HiB Swap: 0.0 total,	751.5 free, 0.0 free,	110.0 used, 119 0.0 used, 783	.0 buff/cache .8 avail Mem							
	Vitis HLS	PID USER PR NI	VIRT RES SI	IR S XOPU XMEN	TIME+ COMMAND							
	2022.2.desk	770 root 20 0 1 root 20 0	5696 2600 20 12628 8788 61	76 R 0.3 0.3	0:00.53 top 0:04.94 sustend							
		2 root 20 0 3 root 0 -20	0 0	0 S 0.0 0.0 0 I 0.0 0.0	0:00.00 kthreadd 0:00.00 rcu_gp							
	0	4 root 0 -20 5 root 0 -20	0 0	0 1 0.0 0.0	0:00.00 rcu_par+ 0:00.00 netns							
	Vitis Mod Composer 2	10 root 20 0 11 root 20 0	0 0	0 S 0.0 0.0 0 I 0.0 0.0	0:00.11 ksoftir+ 0:00.08 rcu.sch+							
	and a second second	12 root rt 0 13 root 20 0	0 0	0 S 0.0 0.0 0 S 0.0 0.0	0:00.00 migrati+ 0:00.00 cpuhp/0							
	0	14 root 20 0 15 root rt 0 16 root 20 0	0 0	0 S 0.0 0.0 0 S 0.0 0.0 0 S 0.0 0.0	0:00.00 cpuhp/1 0:00.00 migrati* 0:00.05 ksoftir*	UPDIR	shall? Press Cos, and est had	367H/1738H (212	()UPDIR		367M/1738H (21%)	
	Documentat	19 root 20 0 20 root 0 -20	0 0	0 S 0.0 0.0 0 I 0.0 0.0	0:00.01 kdevtsp+ 0:00.00 inet_fr+	Hint; want your plain	n shelly press u-o, and get back	to nu with u-o again.	Rentiou Ridin	Rielete Pu	IIIn TOut	
	Navigator.de	·S						Entry				

#### Closing.

On remote PC, close top utility by Ctrl-C. Stop mc utility by F10.

Close open terminal emulators by typing exit or by mouse click on x icon in the right top corner of terminal emulator window. Close PuTTY connection by typing exit or by mouse click on x icon in the right top corner of PuTTY window.

## 6.8 Remote Control in x-session-manager on Ubuntu X11 Desktop.

The configured OS also supports x-session-manager on X11 desktop on remote PC connected via Ethernet to the evaluation board.

#### Opening.

In remote PC in Ubuntu OS, start PuTTY terminal utility with ssh Ethernet connection to the board with enabled X11 forwarding. Log in to the evaluation board as user root with pswd root

In PuTTY terminal, start x-session-manager by typing:

x-session-manager &

The desktop (displayed on the VGA display of the evaluation board) is also displayed in the remote PC X11 desktop. Start two rxvt terminal emulators by typing in PuTTY terminal:

rxvt &

rxvt &

In first rxvt terminal emulator window start utility top In second rxvt terminal emulator start mc







You can see two applications running on the evaluation board with output on the remote desktop. Remote PC kbd and mouse are used for control of these applications.



#### Closing.

On remote PC, close top utility by Ctr1-C. Stop mc utility by key F10.

Close open terminal emulators by typing exit or by mouse click on x icon in the right top corner of terminal emulator window. Close PuTTY connection by typing exit or by mouse click on x icon in the right top corner of PuTTY window.

# 6.9 Display Test Pattern and Test USB Camera

Complete video chain can be tested with output to the X11 desktop on the local HD VGA display or with output to the remote X11 desktop.

To display the test pattern, use this gstreamer command:

gst-launch-1.0 videotestsrc ! ximagesink

To display USB camera video, use this gstreamer command:

gst-launch-1.0 v4l2src device=/dev/video0 ! videoconvert ! ximagesink

Video output is directed to the local HD VGA display, if the command is started from local X11 console.

Video output is directed to the remote X11desktop, if the command is started from the remote X11 console.

44/48







Test pattern is converted to local HD VGA RGB444 display



Test pattern is displayed on remote PC X11 desktop





Full HD video from USB camera is converted to local HD VGA RGB444 display.



Full HD video from USB camera is displayed as Full HD on remote PC X11 desktop.



https://sp.utia.cas.cz

ŪTIA

# 6.10 Vitis AI 3.0 TE0802-02-1BEV2-A board, 1EG Device, DPU (B0512)

Vitis AI 3.0 exampes	Perfor	Pow	Perfor	Power	GigaOp
	manc	er	manc	with	S.
	e with	with	e with	input	with
	input	cam	input	from	input
	from	era	from	file	from
	camer	and	file		file
	a e2e	VGA	e2e		e2e
	[FPS]	[W]	[FPS]	[W]	[Gops]
Face detection Model: pt_face-mask-	17.3	6.9	30.9	6.2	20.7
detection_512_512_0.67G_3.0					
Vehicle make Model: pt_vehicle-make-	18.9	7.4	22.3	6.7	81.1
classification_VMMR_224_224_3.64G_3.0					
Vehicle type Model: pt_vehicle-type-	19.1	7.4	22.3	6.7	81.1
classification_CarBodyStyle_224_224_3.64G_3.0					
Vehicle color Model: pt_vehicle-color-	18.9	7.4	22.3	6.7	81.1
classification_VCoR_224_224_3.64G_3.0					
General classification Model:	8.1	7.2	9.3	6.5	76.2
pt_resnet50_imagenet_224_224_8.2G_3.0					
General classification Model:	9.2	7.1	11.1	6.5	64.3
pt_resnet50_imagenet_224_224_0.3_5.8G_3.0					
General classification Model:	9.8	7.1	12.2	6.5	59.7
pt_resnet50_imagenet_224_224_0.4_4.9G_3.0					
General classification Model:	10.2	7.0	12.9	6.4	52.8
pt_resnet50_imagenet_224_224_0.5_4.1G_3.0					
General classification Model:	11.4	7.0	14.9	6.4	49,1
pt_resnet50_imagenet_224_224_0.6_3.3G_3.0					,
General classification Model:	11.8	6.9	16.2	6.3	40.5
pt_resnet50_imagenet_224_224_0.7_2.5G_3.0					

Measurement conditions:

- TE0802-02-1BEV2-A board with ZU01EG device 1 GB DDR4
- DPU in B512 configuration
- USB WWW camera ETERNICO with sensor JX\_F23, 1920x1080, max 20 FPS

47/48

- Keyboard RPi
- Mouse RPi
- VGA display (1280x720p60)
- Power supply 5V/4A
- Power measured at the 230V power plug





#### References 7

[1]

Jiří Kadlec, Zdeněk Pohl, Lukáš Kohout: Support for STM32H573I-DK web server. (Application note, with evaluation package, UTIA). Published for public access from: https://zs.utia.cas.cz/index.php?ids=results&id=1\_STM32H573\_DK

This application and evaluation package will be based on the STM32CubeH5 Firmware Examples for STM32H5xx Series Application based on NetXDuo: Nx\_WebServer. This STM application provides an example of Azure RTOS NetX Duo stack usage on STM32H573G-DK board, it shows how to develop Web HTTP server based application. https://htmlpreview.github.io/?https://raw.githubusercontent.com/STMicroelectronics/STM 32CubeH5/master/Projects/STM32CubeProjectsList.html

[2]

Lukáš Kohout, Jiří Kadlec, Zdeněk Pohl: Support for TE0802-02-1BEV2-A board with Vitis AI 3.0 DPU and VGA display (Application note with evaluation package, UTIA). Published for public free access from: https://zs.utia.cas.cz/index.php?ids=results&id=2\_TE0802-02-1BEV2-A\_AI\_3\_0\_VGA

[3]

Lukáš Kohout, Jiří Kadlec, Zdeněk Pohl: Support for TE0802-02-2AEV2-A board with Vitis AI 3.0 DPU and VGA display (Application note, with evaluation package, UTIA). Published for public access from: https://zs.utia.cas.cz/index.php?ids=results&id=3\_TE0802-02-2AEV2-A\_AI\_3\_0\_VGA

[4]

Jiří Kadlec, Zdeněk Pohl, Lukáš Kohout: Support for module-based systems with TE0821 modules on TE0701 carrier board with Vitis AI 3.0 DPU (Application note, with evaluation package, UTIA). Published for free public access from: https://zs.utia.cas.cz/index.php?ids=results&id=4 TE0821 AI 3 0

[5]

Jiří Kadlec, Zdeněk Pohl, Lukáš Kohout: Support for module-based systems with TE0820 modules on TE0701 carrier board with Vitis AI 3.0 DPU (Application note, with evaluation package, UTIA). Published for free public access from: https://zs.utia.cas.cz/index.php?ids=results&id=5\_TE0820\_AI\_3\_0

[6]

Jiří Kadlec, Zdeněk Pohl, Lukáš Kohout, Raissa Likhonina: Description of compilation of Vitis AI 3.0 models for different configurations of AMD DPUs, (Application note, with evaluation package, UTIA). Published for free public access from: https://zs.utia.cas.cz/index.php?ids=results&id=6 TE AI 3 0

48/48

